The low-temperature ͑410°C͒ selective deposition of Si on silicon nitride has been achieved by means of the time-modulated flow of disilane while a very small amount of Si is deposited on SiO 2 . Very narrow ͑21 nm width and 28 nm thick͒ Si wires have been fabricated using the selective deposition. The resistivity of the Si wires fabricated by the selective deposition is much smaller ͑ϳ1/5͒ than that fabricated by the conventional reactive ion etching followed by annealing. This technique will be applicable to the formation of a polycrystalline silicon gate with small resistivity for the high-performance ultrasmall metal-oxide-semiconductor transistors and quantum effect devices.
The selective deposition technique has a big potential to fabricate structures with very narrow width which is not limited by the lithography resolution. We have been studying a selective atomic-layer deposition of silicon nitride on silicon and no deposition on SiO 2 .
1,2 When the selective deposition of Si on silicon nitride and no deposition on SiO 2 is achieved, very narrow Si wires separated by the silicon nitride films can be integrated combined with this technique as shown in Fig. 1 . In this case, the Si and silicon nitride films are alternately deposited on the sidewall of the SiO 2 /silicon nitride/SiO 2 stacked structures.
Many studies concerning the selective deposition ͑in-cluding epitaxial growth͒ of Si have been reported. [3] [4] [5] [6] [7] In most cases, the selective deposition ͑or epitaxial growth͒ is carried out on the Si substrate partially covered with patterned SiO 2 or silicon nitride (Si 3 N 4 ) film. 4 -6 In a special case, the selective deposition ͑nucleation͒ on Si 3 N 4 was achieved by Yonehara et al. 3 with a selectivity of 10 2 -10 3 compared to a SiO 2 substrate at a relatively high growth temperature of 950°C using SiH 2 Cl 2 . Yasuda et al. 7 also reported that a high density of Si nuclei is formed on Si 3 N 4 substrate in the ultrahigh vacuum chemical vapor deposition ͑UHV-CVD͒ using Si 2 H 6 at 580°C.
In this letter, we report a method for the selective deposition of Si on Si 3 N 4 at a lower temperature ͑410°C͒ by the time-modulated flow of disilane (Si 2 H 6 ). Very narrow ͑21 nm width͒ Si wires have been fabricated using the selective deposition and the electrical properties have been measured. The resistivity of the Si wires fabricated by the selective deposition is much smaller than that fabricated by the conventional reactive ion etching ͑RIE͒ followed by annealing.
The Si 2 H 6 gas ͑He balance, 5%͒ is periodically admitted into the quartz chamber with an adequate interval time as shown in Fig. 2 . The substrate was heated by a halogen lamp synchronized with the gas supply. The details of the experimental apparatus are in a previous paper. 8 There exists an incubation time before starting the Si film growth on SiO 2 in the UHV-CVD using Si 2 H 6 . 5 The incubation-time difference depending on the substrate material ͑Si or SiO 2 ͒ was utilized to the selective epitaxial growth. 5 However, in the continuous gas flow, the film thickness of the selective deposition is limited by the incubation time. The intermittent gas flow is expected to relieve the thickness limitation of the selective deposition, since the substrate surface condition may approach to the initial condition by the desorption of the adsorbed species during the vacuum evacuation. The chemistry of this selective deposition is completely different from that in the flow-modulated plasma enhanced selective chemical vapor deposition ͑CVD͒ using SiH 4 ͑Ref. 6͒ where hydrogen plasma etching during the interval between SiH 4 flow is essential.
The temperature dependence of the deposition rate of Si on thermal SiO 2 ͑grown at 1000°C in O 2 ϩH 2 ͒ and Si 3 N 4 ͑deposited by a low-pressure CVD using SiH 2 Cl 2 and NH 3 at 750°C͒ is shown in Fig. 3 . Both substrate surfaces were treated in the diluted HF followed by deionized water rinse for 1 min and spin dried. Therefore, the SiO 2 surface is O-H terminated, 9 while the bonded hydrogen does not exist on the Si 3 N 4 surface 1 which was verified by the Fourier transform infrared attenuated total reflection spectroscopy. It is recognized that the Si film is selectively deposited on the Si 3 N 4 surface with a small amount of Si deposition on SiO 2 in the two growth conditions. One is the high-temperature ͑Ͼ580°C͒ and low-pressure (10 Ϫ5 Torr) condition and the other is the low-temperature ͑Ͻ500°C͒ and high-pressure (10 Ϫ3 Torr) condition. The mechanism for the selective growth in the high-temperature and low-pressure region must be the reaction, SiϩSiO 2 →2SiO ͑with high vapor pressure͒, 10 SiO 2 . The activation energy of 2.1 eV observed in Fig. 3 fits well to that of thermal dissociation of Si 2 H 6 . 11 On the other hand, at the low-temperature and high-pressure condition the growth rate on Si 3 N 4 is remarkably enhanced and the activation energy of 0.9 eV is obtained. The enhancement of the growth rate may be partly due to the short incubation time on Si 3 N 4 ͑Ref. 12͒ compared to that on SiO 2 and partly due to a kind of catalytic surface reaction on the Si 3 N 4 surface. However, the detailed mechanism and the physical meaning of the activation energy of 0.9 eV remain unclear at present. It should be noticed that for the Si 1Ϫx Ge x CVD using SiH 4 and GeH 4 , the shorter incubation time on Si 3 N 4 compared with that on SiO 2 is reported. 12 The Si selective deposition was carried out on the SiO 2 /Si 3 N 4 /SiO 2 sidewall formed by the RIE using CF 4 ϩH 2 gas mixture. Figure 4 shows the cross sectional scanning electron microscope ͑SEM͒ images for different growth conditions. The Si wires of ϳ30 nm width are formed on the sidewall of the Si 3 N 4 at the high-temperature, low-pressure condition ͓Fig. 4͑a͔͒ and at the low-temperature, highpressure condition ͓Fig. 4͑c͔͒. On the other hand, at the hightemperature, medium-pressure condition ͑600°C and 10 Ϫ4 Torr͒ ͓Fig. 4͑b͔͒, the Si film is conformably deposited on the whole surface.
The electrical properties of the Si wires were evaluated. Because of their smaller surface roughness than that grown at the high-temperature condition, the Si wires were fabricated under the low-temperature ͑410°C͒ and high-pressure (10 Ϫ3 Torr) condition. After the selective Si deposition, phosphorous doping using POCl 3 at 850°C was carried out ͑see Table I͒ . Then, a thin Si film grown on SiO 2 ͑a small amount of deposition occurs on SiO 2 even for the selective deposition͒ was removed by the chemical dry etching using remote microwave plasma of CF 4 ϩO 2 . The passivation layer formation ͑nondoped and phosphorous doped silicate glass, both 300 nm thick͒ by the atmospheric CVD at 400°C, the contact hole formation by the wet etching, the Al sputter deposition and patterning by the wet etching were carried out. Finally, the sample was annealed at 450°C for 30 min in a H 2 ϩN 2 mixture to reduce the contact resistance. The size of the fabricated Si wires was 21 nm widthϫ28 nm thick from the SEM observation. Figure 5͑a͒ shows the current-voltage (I -V) curves for the fabricated Si wires at room temperature ͑23°C͒, which indicates the linear I -V relationship. The length dependence of the resistance of the Si wires is plotted in Fig. 5͑b͒ , from which the resistivity of the Si wires is calculated. The result is summarized in Table I with the data for the Si wires fabricated by the RIE followed by annealing at 850°C for 30 min. For the selective deposition sample, the resistivity is about 1/5 times that of the RIE sample, even though the phosphorous is more heavily doped. The large resistivity for the RIE sample is reported to be due to the plasma-induced damage at the etched sidewall of the Si wire during the RIE. 13 Actually, the resistivity increases by about one order of magnitude after the RIE as listed in Table I . Namely, the diffused phosphorous atoms are trapped and deactivated in the damaged region. 13 This effect becomes remarkable as the wire width is narrower. On the other hand, the Si wires fabricated by the selective deposition have no plasma damage, resulting in the high conductivity even though the size is smaller than the RIE sample. In conclusion, a low-temperature ͑410°C͒ selective deposition method for Si, ''time-modulated flow method,'' was developed. Owing to the low-growth temperature, the smooth surface is obtained. The Si wires with the size of 21 nm widthϫ28 nm thick were fabricated by using the selective deposition. They have a larger conductance than that fabricated by the RIE. From the viewpoint of the good surface smoothness and low-temperature process with no damage, this technology can be used for the fabrication of the low resistivity polycrystalline silicon gate for the ultrasmall transistors and quantum effect devices.
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